1. Introduction {#sec1-sensors-20-03528}
===============

Bit-interleaved coded modulation (BICM) \[[@B1-sensors-20-03528]\] has been widely used in practical systems for its simplicity. It is a bandwidth efficient coded modulation scheme and has been well investigated in point-to-point communications \[[@B1-sensors-20-03528],[@B2-sensors-20-03528],[@B3-sensors-20-03528],[@B4-sensors-20-03528],[@B5-sensors-20-03528],[@B6-sensors-20-03528],[@B7-sensors-20-03528]\]. Compared to trellis-code modulation \[[@B8-sensors-20-03528]\], BICM introduces a random interleaver between the encoder and modulator, which enables researchers to design the encoder and the modulator separately \[[@B7-sensors-20-03528]\]. Therefore, BICM reduces the implementation complexity and attracts enormous attention.

In BICM, the dependence between transmitted bits is ignored by introducing the ideal bit-interleaver. This character is convenient for code design. However, due to the loss of dependence between transmitted bits, the channel capacity of BICM is less than that of coded modulation (CM), which is the constellation capacity. For squared constellations that have Gray labeling schemes, the gap between BICM capacity and constellation capacity is negligible \[[@B1-sensors-20-03528]\]. For non-squared constellations, e.g., eight-quadrature amplitude modulation (QAM) and 32-QAM, Gray labeling is impossible, and the capacity gap is significant. The work \[[@B1-sensors-20-03528]\] proposed the concept of quasi-Gray labeling, and this labeling means to be the best choice for cross constellations. The works \[[@B9-sensors-20-03528],[@B10-sensors-20-03528]\] proposed a design method for quasi-Gray labeling based on the edge-profile. The other newer related works about the labeling focus on the BICM-iterative decoding (ID) \[[@B11-sensors-20-03528],[@B12-sensors-20-03528],[@B13-sensors-20-03528],[@B14-sensors-20-03528]\] or the other constellation \[[@B15-sensors-20-03528],[@B16-sensors-20-03528],[@B17-sensors-20-03528],[@B18-sensors-20-03528],[@B19-sensors-20-03528]\].

To reduce the gap, an improved BICM scheme, namely delayed BICM (DBICM), was proposed in \[[@B20-sensors-20-03528]\]. DBICM maps bits from multiple consecutive codewords to a transmit symbol, which introduces dependence among the codewords. In decoding the consecutive codewords, the decoded result of a codeword is fed back to the demapper as a priori information for the next codeword. Therefore, the DBICM scheme can achieve a considerable gain over BICM. In \[[@B20-sensors-20-03528]\], DBICM was verified to have a higher channel capacity and achieved about 0.7 dB and 0.5 dB gain over the corresponding BICM in eight-amplitude-shift keying (ASK) and half 16-QAM, respectively. It was pointed out in \[[@B20-sensors-20-03528]\] that the labeling scheme is essential to DBICM design, the same as BICM \[[@B11-sensors-20-03528],[@B12-sensors-20-03528],[@B15-sensors-20-03528],[@B16-sensors-20-03528],[@B17-sensors-20-03528],[@B18-sensors-20-03528]\]. However, different from BICM, delay pattern can also affect the performance of DBICM. The DBICM capacity with various delay pattern was investigated in \[[@B21-sensors-20-03528]\]. In \[[@B22-sensors-20-03528]\], the authors proposed the criteria for designing the bit labeling scheme for DBICM with iterative decoding. One of their criteria was based on the harmonic mean of the minimum squared Euclidean distance with a priori information. The other criterion was based on the bit-wise mutual information metrics. Numerical results showed that a 0.5 dB gain was achieved by the optimal labeling scheme designed with their criteria compared to BICM-ID in 16-QAM. A low density parity check (LDPC) code design for DBICM based on the paragraph extrinsic information transfer (EXIT) was proposed in \[[@B23-sensors-20-03528]\]. They achieved a signal-to-noise ratio gain of 0.5 dB to 0.1 dB over the BICM counterparts at a code rate ranging from 0.25 to 0.5. In \[[@B24-sensors-20-03528]\], the authors proposed a pipeline decoding structure of LDPC-DBICM in a two-way relay channel. In the 8-PSK constellation, DBICM with specific delay patterns had about 0.8 dB and 0.35 dB over the BICM scheme, respectively.

Though the DBICM scheme can achieve considerable gain over BICM, it is a great challenge to find the optimal labeling scheme for large constellations, such as 32-QAM. In this work, we attempt to tackle this problem. We consider the cross 32-QAM constellation for its wide application in practical systems and its high energy efficiency \[[@B25-sensors-20-03528],[@B26-sensors-20-03528],[@B27-sensors-20-03528],[@B28-sensors-20-03528]\]. To design the labeling scheme for 32-QAM DBICM in order to maximize the DBICM capacity, a straightforward way is to enumerate all the 32-QAM labeling schemes for each number of delayed bits. However, this is computationally infeasible for the huge number of labeling schemes. Therefore, the search space should be reduced to make the search feasible. Our work focuses on how to reduce the search space and find the good labeling schemes for the 32-QAM constellation. To the best of our knowledge, this is the first work focused on designing labeling for such a large constellation. We summarize the main contributions of this work as follows:

1\. We propose three criteria for good labeling schemes that have a high DBICM capacity for 32-QAM based on the Gray labeling rule. In particular, Criterion 1 requires that the partial labels of delayed bits satisfy the Gray labeling rule in the 32-QAM constellation and the partial labels of undelayed bits satisfy the Gray labeling rule in the sub-constellations determined by the values of delayed bits. Criterion 2 requires that both the partial labels of delayed bits and undelayed bits satisfy the Gray labeling rule in the 32-QAM constellation. Criterion 3 requires that 4 bit partial labeling satisfy the Gray labeling in 32-QAM. These proposed criteria significantly reduce the search space for good labeling schemes.

2\. We propose an efficient three-step search algorithm to find all candidate labeling schemes based on the proposed criteria. In the first step, we propose a depth-first search algorithm to find the partial labeling based on Criterion 3. Then, we construct the full labeling from that partial labeling. In the end, by eliminating the labeling not satisfying Criterion 1,2, we obtain the candidate labeling. For 32-QAM, the proposed algorithm can find the candidate labeling schemes in a short period of time.

3\. We propose to use the sum Hamming distance between all constellation pairs with the minimum Euclidean distance to evaluate the bit error rate (BER) performance of two capacity equivalent labeling schemes. The labeling with a smaller sum Hamming distance is expected to have a better BER performance.

4\. Numerical results show that our designed labeling scheme can approach the capacity of 32-QAM within 0.015 dB at an information rate larger than 2.5 bits/symbol. In addition, for the labeling scheme with the same DBICM capacity, the labeling scheme with a smaller sum Hamming distance has a better BER performance than that with a larger Hamming distance.

The remaining parts of this paper are as follows. [Section 2](#sec2-sensors-20-03528){ref-type="sec"} introduces the concept of DBICM. [Section 3](#sec3-sensors-20-03528){ref-type="sec"} analyzes the channel capacity of DBICM and explains why we focus on the delay patterns with various bits delayed by one time slot. [Section 4](#sec4-sensors-20-03528){ref-type="sec"} introduces the proposed criteria for good labeling schemes and the proposed labeling search algorithm. [Section 5](#sec5-sensors-20-03528){ref-type="sec"} demonstrates the designed labeling schemes, the DBICM channel capacity, and the BER results of LDPC coded DBICM schemes. [Section 6](#sec6-sensors-20-03528){ref-type="sec"} draws the conclusion.

2. Delayed Bit-Interleaved Coded Modulation {#sec2-sensors-20-03528}
===========================================

[Figure 1](#sensors-20-03528-f001){ref-type="fig"} depicts the system model of a DBICM system. At the transmitter side, an information sequence $\mathbf{b}_{t}$ of length *k* is encoded and interleaved in time slot *t*. The resultant codeword $\mathbf{c}_{t}$ is of length *n*. Then, for a constellation of size $2^{m}$, $\mathbf{c}_{t}$ is passed through a one-to-*m* serial-to-parallel converter, leading to *m* length $n/m$ sub-sequences $\mathbf{c}_{t}^{i},i = 0,\ldots,m - 1$. Here, we assume that *n* is a multiple of *m* for simplicity. All sub-sequences $\mathbf{c}_{t}^{i}$ are sent to a bit delay module, in which $\mathbf{c}_{t}^{i}$ is delayed by $T_{i}$ time slots. Here, a time slot contains $n/m$ symbol periods. Finally, every *m* bit, in which the $i^{th}$ bit is drawn from $\mathbf{c}_{t - T_{i}}^{i}$, is mapped to a symbol *x* and transmitted through an additive white Gaussian noise (AWGN) channel. In DBICM, the vector $\mathcal{D} = \left\{ T_{0},T_{1},\ldots,T_{m - 1} \right\}$ of length *m* is defined as the delay pattern. It determines the dependence between multiple consecutive codewords.

At the receiver side, noisy signals $\mathbf{y}$ are received and fed to the demapper. The demapper calculates the log-likelihood ratios (LLRs) for each bit in $\mathbf{c}_{t - T_{i}}^{i}$ based on $\mathbf{y}$ and the extrinsic information about the delayed bits of the previous codewords, denoted by $L_{e}\left\lbrack \mathbf{c}_{t} \right\rbrack$, from the decoder. The resultant LLRs are denoted by $L\left\lbrack \mathbf{c}_{t - T_{i}}^{i} \right\rbrack$. The LLRs are fed to an inverse bit delay module to reconstruct the LLRs for the codeword $\mathbf{c}_{t}$, which are denoted by $L\left\lbrack \mathbf{c}_{t}^{i} \right\rbrack$. After an *m*-to-one parallel-to-serial converter and a deinterleaver, the LLRs of the codeword $\mathbf{c}_{t}$ are fed to the decoder to obtain the estimated information sequence $\hat{\mathbf{b}_{t}}$. The extrinsic information associated with the delayed bits, i.e., $\mathbf{c}_{t - T_{i}}^{i},T_{i} \neq 0$, is fed back to the demapper to facilitate the demapping of the undelayed bits, i.e., $\mathbf{c}_{t - T_{i}}^{i},T_{i} = 0$, of the next codeword.

It can be seen from [Figure 1](#sensors-20-03528-f001){ref-type="fig"} that two extra modules, a bit delay module and an inverse delay module, are introduced in a DBICM system compared to a BICM system. The bit delay module introduces a coupling effect between consecutive codewords. The receiver explores this coupling effect by demapping the undelayed bits of a codeword with the a priori information associated with the delayed bits from the previous coupled codewords. This leads to a potential SNR gain of DBICM over BICM.

3. Channel Capacity Analysis and Delay Pattern Selection {#sec3-sensors-20-03528}
========================================================

In this section, we analyze the channel capacity of BICM and DBICM. Then, the delay patterns $\mathcal{D}$ considered in this paper for DBICM will be specified.

The channel capacity for BICM $C_{BICM}$ is a function of the constellation $\mathcal{X}$, the labeling scheme $\left. \mathcal{L}:\left\{ 0,1 \right\}^{m}\rightarrow\mathcal{X} \right.$, and the SNR. In this work, we only consider the cross 32-QAM constellation for a given SNR. Therefore, $\mathcal{L}$ determines the BICM channel capacity.

Denote $l\left( x \right):\left\{ 0,1 \right\}^{m}$ the label of a constellation point $x \in \mathcal{X}$. Let $l_{i}\left( x \right),i \in \left\{ 0,1,\ldots,m - 1 \right\}$, be the $i^{th}$ bit of $l\left( x \right)$, which is transmitted on the $i^{th}$ bit channel. Let $I\left( l_{i};y \right)$ be the mutual information (MI) between the $i^{th}$ label bit and the received signal *y*. The BICM capacity for 32-QAM is written as \[[@B1-sensors-20-03528]\]:$$C_{BICM} = \sum\limits_{i = 0}^{4}I\left( l_{i};y \right).$$

In BICM, all label bits are considered to be independent. The reason is the introducing of the ideal bit-interleaver between the encoder and the mapper. As a result, the BICM channel capacity is less than the constellation capacity *C* in AWGN channel, which is written as:$$C = I\left( l_{0};y \right) + I\left( l_{1};y \middle| l_{0} \right) + \ldots + I\left( l_{4};y \middle| l_{0},l_{1},l_{2},l_{3} \right).$$

In DBICM, the channel capacity is not only a function of the constellation $\mathcal{X}$, the labeling scheme $\mathcal{L}$, and the SNR. It is also a function of the delay pattern $\mathcal{D}$. Denote the indexes of the delayed bits, i.e., $l_{i}$ with $T_{i} \neq 0$, by $\mathcal{A}$ and the indexes of the undelayed bits, i.e., $l_{i}$ with $T_{i} = 0$, by $\mathcal{A}^{c} = \left\{ 0,\ldots,m - 1 \right\} \smallsetminus \mathcal{A}$. As explained in [Section 2](#sec2-sensors-20-03528){ref-type="sec"}, the demapping of delayed bits $\mathbf{l}_{\mathcal{A}}$ only depends on the received signals, and therefore, the bit channel capacities for these bits are the same as those in BICM. However, the demapper utilizes the a priori information associated with the delayed bits in previous codewords to calculate the LLRs of the undelayed bits $\mathbf{l}_{\mathcal{A}^{\mathbf{c}}}$. Therefore, the bit channel capacities of the undelayed bits are different from those in BICM. In the following, we show two example delay patterns in [Figure 2](#sensors-20-03528-f002){ref-type="fig"}. By assuming that the delayed bits from previous codewords are perfectly known by the demapper, the DBICM capacities of these delay patterns are calculated.

In [Figure 2](#sensors-20-03528-f002){ref-type="fig"}a, $l_{0}$ is delayed by one time slot. For this delay pattern, the DBICM channel capacity $C_{DBICM}$ is written as:$$C_{DBICM} = I\left( l_{0};y \right) + \sum\limits_{i = 1}^{4}I\left( l_{i};y \middle| l_{0} \right).$$

In [Figure 2](#sensors-20-03528-f002){ref-type="fig"}b, $l_{i}$ is delayed by $m - i - 1$ time slots. In this case, the DBICM channel capacity $C_{DBICM}$ is written as:$$\begin{aligned}
 & C_{DBICM} \\
 & {= I\left( l_{0};y \right) + I\left( l_{1};y \middle| l_{0} \right) + \ldots + I\left( l_{4};y \middle| l_{0},l_{1},l_{2},l_{3} \right).} \\
\end{aligned}$$

It can be seen from Equation ([4](#FD4-sensors-20-03528){ref-type="disp-formula"}) that the DBICM capacity for the delay pattern in [Figure 2](#sensors-20-03528-f002){ref-type="fig"}b is equal to the 32-QAM constellation capacity *C* (as shown in Equation ([2](#FD2-sensors-20-03528){ref-type="disp-formula"})) regardless of the labeling scheme. Therefore, it is optimal in the sense that it maximizes the DBICM capacity. However, this delay pattern has a large decoding latency since the codeword transmitted in time slot *t* cannot be decoded until time slot $t + 4$. In this paper, we consider the delay patterns in which the delayed bits $\mathbf{l}_{\mathcal{A}}$ are delayed by only one time slot, i.e., $T_{i} \leq 1$ for $i \in \left\{ 0,\ldots,m - 1 \right\}$. This minimizes the decoding latency introduced by DBICM. More importantly, we will show in [Section 5](#sec5-sensors-20-03528){ref-type="sec"} that by carefully designing the labeling scheme for this type of delay patterns, the DBICM capacity can almost achieve the constellation capacity at a moderate to high information rate. For this type of delay patterns, the DBICM capacity is written as:$$\begin{array}{r}
{C_{DBICM} = \sum\limits_{i \in \mathcal{A}}I\left( l_{i};y \right) + \sum\limits_{j \in \mathcal{A}^{c}}I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right).} \\
\end{array}$$

4. Design of the Labeling Scheme {#sec4-sensors-20-03528}
================================

In this section, we consider the design of labeling schemes for the delay patterns of interest in this work. In particular, we aim to maximize the DBICM capacity by designing labeling schemes and their associated delay patterns. To achieve this, a straightforward way is to enumerate all possible combinations of the considered delay patterns and the labeling schemes and calculate the capacity for each combination. The one that maximizes the DBICM capacity is selected as the optimized labeling scheme and the associated delay pattern. However, this is computationally infeasible since there are $P_{32}^{32}$ labeling schemes for 32-QAM. Here, $P_{n}^{m} = n!/\left( n - m \right)!$ represents the permutation of *m* elements from *n* elements. By considering the delay patterns, the number of combinations is even larger.

In the following, we propose the criteria that should be satisfied by a good labeling scheme for a given delay pattern. Based on the proposed criteria, the size of the candidate labeling set will be small enough. Then, we propose an efficient three-step search algorithm, which utilizes the proposed criteria to obtain the candidate labeling. After we eliminate some equivalent labeling from the candidate set, we enumerate all the candidate labeling and choose the one with the highest DBICM capacity and the best BER performance as our designed labeling.

4.1. Labeling Search Criteria {#sec4dot1-sensors-20-03528}
-----------------------------

To present the search criteria, let us first introduce the concepts of the partial label (PL), partial labeling scheme (PLS), and partial Gray labeling scheme (PGLS).

### 4.1.1. Partial Gray Labeling Scheme {#sec4dot1dot1-sensors-20-03528}

***(PL)*** *: For a given non-empty index set $\mathcal{C} = \left\{ c_{j} \middle| c_{j} \in \left\{ 0,1,\ldots,m - 1 \right\} \right\}$, the PL of a constellation point x is defined as $l\left( x \right)$ excluding $\left\{ l_{j}\left( x \right),j \in \overline{\mathcal{C}} \right\}$, which is denoted by $l^{\mathcal{C}}\left( x \right)$. Here, $\overline{\mathcal{C}}$ is the complementary set of $\mathcal{C}$ in $\left\{ 0,1,\ldots,m - 1 \right\}$, i.e., $\overline{\mathcal{C}}{= \left\{ 0,1,\ldots,m - 1 \right\} \smallsetminus \mathcal{C}}$.*

***(PLS)*** *: For a given non-empty index set $\mathcal{C} = \left\{ c_{j} \middle| c_{j} \in \left\{ 0,1,\ldots,m - 1 \right\} \right\}$ and a labeling scheme $\mathcal{L}$ of $\mathcal{X}$, by replacing $l\left( x \right)$ with $l^{\mathcal{C}}\left( x \right)$ for all $x \in \mathcal{X}$, the resultant labeling scheme is a PLS of $\mathcal{X}$, denoted by $\mathcal{L}^{\mathcal{C}}$.*

Note that in PLS $\mathcal{L}^{\mathcal{C}}$, $2^{|\mathcal{C}|}$ distinct labels are mapped to $2^{m}$ constellation points, where $\left| \mathcal{C} \right|$ obtains the cardinality of $\mathcal{C}$. Therefore, each label is mapped to $2^{m - |\mathcal{C}|}$ points.

***(PGLS)*** *: If a PLS $\mathcal{L}^{\mathcal{C}}$ satisfies the Gray labeling rule, it is called a PGLS. Here, the Gray labeling rule means that for any pair of constellation points $\left( x_{i},x_{j} \right),x_{i},x_{j} \in \mathcal{X},i \neq j$, which have the minimum Euclid distance $d_{min}$ in $\mathcal{X}$, their PLs $l^{\mathcal{C}}\left( x_{i} \right)$ and $l^{\mathcal{C}}\left( x_{j} \right)$ have at most one bit in difference.*

Note that, since each label in PLS $\mathcal{L}^{\mathcal{C}}$ is mapped to $2^{m - |\mathcal{C}|}$ points, there might be pairs of constellation points $\left( x_{i},x_{j} \right),x_{i},x_{j} \in \mathcal{X},i \neq j$, which have the minimum Euclid distance $d_{min}$ in $\mathcal{X}$, which have the same PLs. In this case, PLS $\mathcal{L}^{\mathcal{C}}$ still satisfies the Gray labeling rule as explained in Definition 3. Therefore, $\mathcal{L}^{\mathcal{C}}$ is a PGLS.

In \[[@B1-sensors-20-03528]\], it was conjectured that Gray labeling maximizes the BICM capacity. Based on this principle, we propose the criterion for optimal labeling schemes of a given delay pattern next.

### 4.1.2. Criterion for Optimal Labeling Schemes {#sec4dot1dot2-sensors-20-03528}

It can be seen from Equation ([5](#FD5-sensors-20-03528){ref-type="disp-formula"}) that the DBICM capacity is the sum of the bit channel capacities of delayed bits $\mathbf{l}_{\mathcal{A}}$, i.e., $\sum_{i \in \mathcal{A}}I\left( l_{i};y \right)$, and the bit channel capacities of undelayed bits $\mathbf{l}_{\mathcal{A}^{\mathbf{c}}}$, i.e., $\sum_{j \in \mathcal{A}^{c}}I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right)$. To optimize the DBICM capacity, the capacities of delayed and undelayed bits should be maximized simultaneously.

For the delayed bits $\mathbf{l}_{\mathcal{A}}$, their bit channel capacities are equal to those in BICM. Based on the Gray labeling rule for BICM, the PLS for $\mathcal{C} = \mathcal{A}$, i.e., $\mathcal{L}^{\mathcal{A}}$, should be a PGLS in order to maximize $\sum_{i \in \mathcal{A}}I\left( l_{i};y \right)$.

For the undelayed bits $\mathbf{l}_{\mathcal{A}^{\mathbf{c}}}$, if the values of the delayed bits $\mathbf{l}_{\mathcal{A}}$ are given, i.e., $\mathbf{l}_{\mathcal{A}} = \left\{ b_{0},\ldots,b_{d} \right\}$, where $\left. d = \middle| \mathcal{A} \right|$, their bit channel capacities are equal to the BICM capacities in the sub-constellation $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$. Here, $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}} = \left\{ x \middle| x \in \mathcal{X},l^{\mathcal{A}}\left( x \right) = \mathbf{l}_{\mathcal{A}} = \left\{ b_{0},\ldots,b_{d} \right\} \right\}$. Therefore, in order to maximize the channel capacity of undelayed bits, i.e., $\sum_{j \in \mathcal{A}^{c}}I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right)$, the labeling of $\mathbf{l}_{\mathcal{A}^{\mathbf{c}}}$ should satisfy the Gray labeling rule in the sub-constellations $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$ for all $\mathbf{l}_{\mathcal{A}} \in \left\{ 0,1 \right\}^{d}$.

In summary, the criterion for optimal labeling schemes is as follows:

***Criterion 1:*** The PLS of delayed bits $\mathbf{l}_{\mathcal{A}}$, i.e., $\mathcal{L}^{\mathcal{A}}$, should be a PGLS.The labeling of undelayed bits $\mathbf{l}_{\mathcal{A}^{\mathbf{c}}}$ should satisfy the Gray labeling rule in the sub-constellations $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$ for all $\mathbf{l}_{\mathcal{A}} \in \left\{ 0,1 \right\}^{d}$.

Let $L_{11}$ be the set of labeling schemes that satisfy the first item of Criterion 1 and $L_{12}$ be the set of labeling schemes that satisfy the second item of Criterion 1, respectively. The set of candidate optimal labeling schemes is $L_{1} = L_{11} \cap L_{12}$. To obtain $L_{1}$, we can first find $L_{11}$ and then eliminate the labeling schemes $\mathcal{L}$ that are not in $L_{12}$, i.e., $\left\{ \mathcal{L} \middle| \mathcal{L} \in L_{11},\mathcal{L} \notin L_{12} \right\}$.

Though Criterion 1 is optimal in the sense that the optimal label scheme should be in $L_{1}$, the search space, i.e., $\left| L_{1} \right|$, is still too large. To see this, let us consider the delay patterns in which one bit is delayed, i.e., $\left| \mathcal{A} \middle| = 1 \right.$. We first examine the space of $L_{11}$ and then $L_{12}$. For $\left| \mathcal{A} \middle| = 1 \right.$, for the delayed bits $l_{\mathcal{A}}$, all possible PLSs $\mathcal{L}^{\mathcal{A}}$ are PGLSs since the PLs for $\mathcal{A}$ have only one bit. Therefore, the PLs of all constellation points have at most one bit in difference, which means they satisfy the Gray labeling rule. To find a labeling scheme $\mathcal{L}_{11} \in L_{11}$, we first select 16 points $\left\{ x_{i_{1}},x_{i_{2}},\ldots,x_{i_{16}} \right\} \subset \mathcal{X}$ arbitrarily and denote the sub-constellation by $\mathcal{X}_{0}$. There are $C_{32}^{16}$ choices for $\mathcal{X}_{0}$, where $C_{n}^{m} = n!/m!\left( n - m \right)!$ is the number of combinations of selecting *m* elements from *n* elements. Then, for each $x \in \mathcal{X}_{0}$, let PL $l^{\mathcal{A}}\left( x \right) = 0$. For the undelayed bits $l_{\mathcal{A}^{c}}$, $2^{|\mathcal{A}^{c}|} = 16$ distinct PLs will be assigned to $\mathcal{X}_{0}$. There are $P_{16}^{16}$ ways to label $\mathcal{X}_{0}$. For the other 16 points $x \in \mathcal{X},x \notin \mathcal{X}_{0}$, denote them by $\mathcal{X}_{1}$, and let their PLs $l^{\mathcal{A}^{c}}\left( x \right) = 1$. There are also $P_{16}^{16}$ ways to label the undelayed bits of $\mathcal{X}_{1}$. Therefore, $|L_{11}\left| = \right.C_{32}^{16} \times P_{16}^{16} \times P_{16}^{16}$. Turning to $L_{12}$, we cannot calculate the exact number of labeling schemes that satisfy Criterion 1(b). However, our simulations showed that $L_{12}$ could not be found in a reasonable time frame. Therefore, by only considering Criterion 1 for optimal labeling schemes, the size of $L_{1}$ is still too large.

In order to reduce the search space, we propose more criteria for good labeling schemes in the following.

### 4.1.3. Criteria for Good Labeling Schemes {#sec4dot1dot3-sensors-20-03528}

***Criterion 2***: The PLS $\mathcal{L}^{\mathcal{A}^{c}}$ of the undelayed bits $l_{\mathcal{A}^{c}}$ should be a PGLS.   

Note that Criterion 2 is different from the second item of Criterion 1. In Item 2 of Criterion 1, the labeling of undelayed bits is required to satisfy the Gray labeling rule only in the sub-constellations. However, in Criterion 2, the PLS $\mathcal{L}^{\mathcal{A}^{c}}$ of the undelayed bits should satisfy the Gray labeling rule in the whole constellation so that it is a PGLS.

Denote $L_{2}$ as the set of labeling schemes that satisfy Criterion 2. It can be seen that $L_{2} \subseteq L_{12}$ since if a labeling scheme satisfies Criterion 2, it must satisfy Item 2 of Criterion 1, but the inverse is not true. Therefore, the search space for good labeling schemes is reduced by replacing Item 2 of Criterion 1 with Criterion 2, i.e., $|L_{2} \cap L_{11}\left| \leq \right|L_{12} \cap L_{11}|$. Note that by introducing Criterion 2, the optimal labeling scheme may not be found since the optimal labeling scheme is guaranteed to be within $L_{12} \cap L_{11}$, but not guaranteed to be within $L_{2} \cap L_{11}$. Therefore, we say that Criterion 2 is for a good labeling scheme instead of for the optimal labeling scheme. However, the simulation results in [Section 5](#sec5-sensors-20-03528){ref-type="sec"} showed that the obtained good labeling scheme could almost approach the constellation capacity at a mid-to-high information rate regime.

Though the proposed Criterion 2 reduced the search space for good labeling schemes, it was still too large. To see this, let us consider the delay patterns in which two bits are delayed as an example. For $\left| \mathcal{A} \middle| = 2 \right.$, in order to find $L_{2}$, we first search for all PLSs $\mathcal{L}^{\mathcal{A}^{c}}$ that satisfy Criterion 2. Note that for each PLS $\mathcal{L}^{\mathcal{A}^{c}}$, $2^{|\mathcal{A}^{c}|} = 8$ unique PLs are assigned to the 32 constellation points, and each of the unique PLs are assigned to $2^{|\mathcal{A}|} = 4$ constellation points. Then, for each $\mathcal{L}^{\mathcal{A}^{c}}$, the full labeling schemes are constructed by assigning the labels of the delayed bits to the four points with the same PL. For each group of four points with the same PL, there are $P_{4}^{4} = 24$ ways to label the delayed bits. By considering that there are eight groups of points with different PLs for the delayed bits, each $\mathcal{L}^{\mathcal{A}^{c}}$ can generate $\left( P_{4}^{4} \right)^{8}$ full labeling schemes. We found the number of PLSs $\mathcal{L}^{\mathcal{A}^{c}}$ that satisfy Criterion 2 by simulations. It was approximately equal to $1.43 \times 10^{8}$. Therefore, $|L_{2}\left| \approx 1.43 \times \right.10^{8} \times \left( P_{4}^{4} \right)^{8}$ for $\left| \mathcal{A} \middle| = 2 \right.$. To find $L_{11}$, we first found all PLSs $\mathcal{L}^{\mathcal{A}}$ that satisfied Item 1 of Criterion 1. Then, for each $\mathcal{L}^{A}$, the full labeling schemes could be constructed in the same way as that for finding $L_{2}$. Finally, we found that $|L_{11}\left| \approx 3.7 \times \right.10^{9} \times \left( P_{8}^{8} \right)^{4}$. Obviously, the sizes of $L_{2}$ and $L_{11}$ were still very large. In order to further reduce the search space, we propose the following criterion.

***Criterion 3***: For a good labeling scheme $\mathcal{L}$, there exists an index set $\mathcal{A}^{*} = \left\{ i_{1},i_{2},i_{3},i_{4} \right\} \subset \left\{ 0,1,\ldots,4 \right\}$, and PLS $\mathcal{L}^{\mathcal{A}^{*}}$ is a PGLS.   

Denote $L_{3}$ as the set of the labeling that satisfies the Criterion 3. Now, our target for obtaining the set of good labeling candidates is to find $L = L_{11} \cap L_{2} \cap L_{3}$. To show that Criterion 3 must be satisfied by a good labeling, we will prove that the following proposition holds.

*For each undelayed bit $l_{j},j \in \mathcal{A}^{c}$, its channel capacity in DBICM is larger than or equal to its channel capacity in BICM, i.e.,* $$I\left( l_{j};y \right) \leq I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right).$$

The left-hand-side of Equation ([6](#FD6-sensors-20-03528){ref-type="disp-formula"}) can be written as: $$\begin{aligned}
 & {I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right)} \\
 & {= {H\left( l_{j} \middle| \mathbf{l}_{\mathcal{A}} \right)} - H\left( l_{j} \middle| y,\mathbf{l}_{\mathcal{A}} \right)} \\
 & {= H\left( l_{j} \right) - \left( H\left( l_{j} \right) - H\left( l_{j} \middle| \mathbf{l}_{\mathcal{A}} \right) \right) - H\left( l_{j} \middle| y,\mathbf{l}_{\mathcal{A}} \right)} \\
 & {= H\left( l_{j} \right) - {I\left( l_{j};\mathbf{l}_{\mathcal{A}} \right)} - H\left( l_{j} \middle| y,\mathbf{l}_{\mathcal{A}} \right).} \\
\end{aligned}$$ where $H\left( \cdot \right)$ is the comentropy function. In both DBICM and BICM, for using an ideal bit-interleaver, all bits are independent, i.e., $I\left( l_{i};l_{j} \right) = 0$ for all $i,j \in \left\{ 0,\ldots,m - 1 \right\}$ and $i \neq j$. Therefore, $I\left( l_{j};l_{\mathcal{A}} \right) = 0$ and Equation ([7](#FD7-sensors-20-03528){ref-type="disp-formula"}) can be written as: $$\begin{aligned}
 & {I\left( l_{j};y \middle| \mathbf{l}_{\mathcal{A}} \right)} \\
 & {= H\left( l_{j} \right) - H\left( l_{j} \middle| y,\mathbf{l}_{\mathcal{A}} \right)} \\
 & {= H\left( l_{j} \right) - H\left( l_{j} \middle| y \right) + H\left( l_{j} \middle| y \right) - H\left( l_{j} \middle| y,\mathbf{l}_{\mathcal{A}} \right)} \\
 & {= I\left( l_{j};y \right) + I\left( l_{j};\mathbf{l}_{\mathcal{A}} \middle| y \right) \geq I\left( l_{j};y \right).} \\
\end{aligned}$$

Note that $I\left( l_{j};\mathbf{l}_{\mathcal{A}} \right) = 0$ does not imply $I\left( l_{j};\mathbf{l}_{\mathcal{A}} \middle| y \right) = 0$ since *y* can be regarded as a function of $l_{j}$ and $\mathbf{l}_{\mathcal{A}}$. When *y* is known, the MI between $l_{j}$ and $\mathbf{l}_{\mathcal{A}}$ depends on the structure of *y*. □

Based on Proposition 1 and Equation ([5](#FD5-sensors-20-03528){ref-type="disp-formula"}), the following proposition holds.

*For a given constellation $\mathcal{X}$, labeling scheme $\mathcal{L}$, and SNR, the DBICM capacity is larger than or equal to the BICM capacity, i.e.,* $$\begin{aligned}
C_{DBICM} & {= \sum\limits_{i \in \mathcal{A}}I\left( l_{i};y \right) + \sum\limits_{j \in \mathcal{A}^{c}}I\left( l_{j};y \middle| l_{\mathcal{A}} \right)} \\
 & {\geq \sum\limits_{i \in \mathcal{A}}I\left( l_{i};y \right) + \sum\limits_{j \in \mathcal{A}^{c}}I\left( l_{j};y \right)} \\
 & {= C_{BICM}} \\
\end{aligned}$$

It can be seen from Proposition 2 that the BICM capacity is the lower bound of the DBICM capacity. If a labeling scheme satisfies Criterion 3, it can maximize the BICM capacities of four bits and expect to have a high BICM capacity. Therefore, Criterion 3 can optimize the lower bound of the DBICM capacity and should be satisfied by a good labeling scheme.

4.2. Good Labeling Search Guideline {#sec4dot2-sensors-20-03528}
-----------------------------------

The proposed criteria for good labeling are summarized in [Table 1](#sensors-20-03528-t001){ref-type="table"}. To find the candidate labeling set $L = L_{11} \cap L_{2} \cap L_{3}$, one can find the set with the minimum number of elements in $L_{11},L_{2}$, and $L_{3}$ first. Then, the labeling schemes in the smallest set are checked against the other two criteria. The labeling that does not belong to *L* is eliminated.

In this paper, we find $L_{3}$ first. To achieve this, all the four bit PGLS $L^{\mathcal{A}^{*}}$ are enumerated and are denote by $L^{*}$. Then, the full labeling schemes are constructed from $L^{*}$, and $L_{3}$ is obtained. Then, the labeling that does not belong to $L_{11},L_{2}$ is eliminated from $L_{3}$.

Note that with $L_{3}$, various delayed patterns should be considered. For each delay pattern, all labeling schemes in $L_{3}$ are checked against Item 1 of Criteria 1 and Criterion 2. Take the delay patterns with one delayed bit as an example. For each labeling $\mathcal{L} \in L_{3}$, there are $C_{5}^{1}$ delay patterns $\mathcal{D}_{i} = \left\{ T_{i} = 1,\left\{ T_{j} = 0 \right\},j = \left\{ 0,1,\ldots,m - 1 \right\} \smallsetminus i \right\},i \in \left\{ 0,1,\ldots,m - 1 \right\}$ to be considered. If no delay patterns can let the labeling $\mathcal{L}$ satisfy Item 1 of Criteria 1 and Criterion 2 simultaneously, $\mathcal{L}$ is eliminated from $L_{3}$. With this process, all the candidate labeling schemes $\mathcal{L} \in L$ and the associated delay patterns are obtained. Then, for each $\mathcal{L} \in L$ and the associated delay patterns, the DBICM capacity is calculated. The labeling $\mathcal{L}$ and its associated delay pattern that achieve the highest DBICM capacity for a given SNR are considered to be the designed bit labeling scheme. In the following, an efficient three-step algorithm is proposed to implement this search guideline for good labeling schemes.

4.3. Search Algorithm for Good Labeling Schemes {#sec4dot3-sensors-20-03528}
-----------------------------------------------

In this section, we propose a three-step algorithm to find the candidate labeling schemes. In the PGLS search step, we find the set of 4 bit PGLSs $L^{*}$ by utilizing an efficient depth-first search algorithm. In the full labeling generation step, we utilize the PGLSs $\mathcal{L}^{\mathcal{A}^{*}} \in L^{*}$ to construct the full labeling. The final step is to eliminate the labeling that does not belong to $L_{1a},L_{2}$ simultaneously. Furthermore, we eliminate some strictly equivalent labeling schemes (SELS), which are defined as below, from the candidate set.

For two DBICM labeling schemes $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ of a constellation $\mathcal{X}$, the sets of delayed and undelayed bits are $\mathcal{A},\mathcal{A}^{c}$, respectively. The partial labels of a point *x* for $\mathcal{A}$ associated with $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ are denoted by $l_{(1)}^{\mathcal{A}}\left( x \right),l_{(2)}^{\mathcal{A}}\left( x \right)$, respectively. The partial labels of a point *x* for $\mathcal{A}^{\mathbf{c}}$ associated with $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ are denoted by $l_{(1)}^{\mathcal{A}^{\mathbf{c}}}\left( x \right),l_{(2)}^{\mathcal{A}^{\mathbf{c}}}\left( x \right)$, respectively. Let $\left| y,z \right|_{H}$ be the Hamming distance between two (partial) labels *y* and *z* of *x*.

***(SELS)*** *: If for any pair of constellation points $x_{1},x_{2} \in \mathcal{X}$, $|\left( l_{(1)}^{\mathcal{A}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}}\left( x_{2} \right) \right) \right|_{H}$ and $|\left( l_{(1)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right) \right|_{H}$ are satisfied simultaneously, $\mathcal{L}_{1},\mathcal{L}_{2}$ are called SELS (an example of the SELS is shown in [Figure 3](#sensors-20-03528-f003){ref-type="fig"}.*

Note that for a pair of SELS $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$, their DBICM capacities are the same. This is because with $|\left( l_{(1)}^{\mathcal{A}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}}\left( x_{2} \right) \right) \right|_{H}$, the capacities of the delayed bits for $\mathcal{L}_{1},\mathcal{L}_{2}$ are the same, and with $|\left( l_{(1)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right) \right|_{H}$, the capacities of the undelayed bits for $\mathcal{L}_{1},\mathcal{L}_{2}$ are the same. Based on (5), $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ have the same DBICM capacity. In addition, $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ have the same BER performance since for any pair of constellation points, the correspondence between the Hamming distance of their labels and their Euclidean distance remains the same.

The derivation of the three-step algorithm is shown in the [Appendix A](#app1-sensors-20-03528){ref-type="app"}.

4.4. Capacity Equivalent Labeling Schemes {#sec4dot4-sensors-20-03528}
-----------------------------------------

Although we excluded the SELS in the final step of constructing *L*, there are still some labeling schemes that have the same DBICM capacity, but are not SELS. We call these labeling schemes capacity equivalent labeling schemes (CELS). We investigate CELS since though they are equivalent in the sense of DBICM capacity, they have different BER performance. In this work, we aim to find the labeling scheme that not only has a high DBCIM capacity, but also a good BER performance. In the following, CELS is defined.

***(CELS)*** *: For two DBICM labeling schemes $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ with the same PLS of delayed bits, i.e., $\mathcal{L}_{1}^{\mathcal{A}} = \mathcal{L}_{2}^{\mathcal{A}}$. For each sub-constellation $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$ determined by the values of delayed bits $\mathbf{l}_{\mathcal{A}}$, if for any pair of constellation points $x_{1},x_{2} \in \mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$, $|\left( l_{(1)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right) \right|_{H}$ holds. The two labeling $\mathcal{L}_{1},\mathcal{L}_{2}$ are called CELS.*

It can be seen from Equation ([5](#FD5-sensors-20-03528){ref-type="disp-formula"}) that the capacity of undelayed bits is the average of the BICM capacities in each sub-constellation $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$. A pair of CELS has the same BICM capacity in each sub-constellation $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$; therefore, they have the same capacity of undelayed bits. Their capacities of delayed bits are also the same since they have the same PLS of delayed bits. To sum up, a pair of CELS has the same DBICM capacity.

Note that a pair of SELS is a pair of CELS, but the inverse is not necessarily true. For example, two labeling schemes $\mathcal{L}_{1},\mathcal{L}_{2}$ are shown in [Figure 4](#sensors-20-03528-f004){ref-type="fig"}a,b, respectively. The delayed bits are $\mathcal{A} = \left\{ l_{0},l_{1} \right\}$. The undelayed bits are $\mathcal{A}^{c} = \left\{ l_{2},l_{3},l_{4} \right\}$, which are in the parentheses. The two labeling have the same PLS of delayed bits, i.e., $\mathcal{L}_{1}^{\mathcal{A}} = \mathcal{L}_{2}^{\mathcal{A}}$. Each eight points with the same color constitute a sub-constellation $\mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$. It can be seen that, for any two points $x_{1},x_{2} \in \mathcal{X}^{\mathbf{l}_{\mathcal{A}}}$, $|\left( l_{(1)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(1)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right)|_{H} = \left| \left( l_{(2)}^{\mathcal{A}^{c}}\left( x_{1} \right),l_{(2)}^{\mathcal{A}^{c}}\left( x_{2} \right) \right) \right|_{H}$ holds. Therefore, the two labeling $\mathcal{L}_{1},\mathcal{L}_{2}$ are CELSs. In [Figure 4](#sensors-20-03528-f004){ref-type="fig"}a, the labels of the two points in the box are $10\left( 000 \right),11\left( 100 \right)$, and the Hamming distance of the undelayed PL is one. In [Figure 4](#sensors-20-03528-f004){ref-type="fig"}b, the labels of the same two points are $10\left( 000 \right),11\left( 000 \right)$, and the Hamming distance of the undelayed PL is 0. Therefore, $\mathcal{L}_{1},\mathcal{L}_{2}$ are not SELS, and they will have different BER performance.

The calculation of DBICM capacity in Equation ([5](#FD5-sensors-20-03528){ref-type="disp-formula"}) is based on the hypothesis that all the delayed bits are perfectly known by the demapper. This holds in a high SNR region. However, in a low SNR region, the hypothesis is not valid. Therefore, if the delayed bits have errors, the demodulation structure of DBICM for the undelayed bits is destroyed, i.e., we cannot obtain the full DBICM capacities of the undelayed bits in the wrong sub-constellation. The demodulation results depend on the received value and the labeling of the whole constellation.

In this paper, we only consider the minimum Euclidean distance $d_{min}$ in the constellation as the error radius, which is held in most instances. This is because the probability of making decision errors from one point to another point decreases exponentially w.r.t the Euclidean distance between two points. In the 32QAM constellation, for a signal *s* mapped by constellation point *x*, if the error happens in the transmission process, the received value *y* can be demodulated to the neighbor constellation points, which have the distance $d_{min}$ away from *x*. The cost of this error is the Hamming distance of the labels between *x* and its neighbor. Therefore, we employ the sum Hamming distance to evaluate the CELS, which is the total cost of the errors with a radius of $d_{min}$.

The labeling schemes $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ in [Figure 4](#sensors-20-03528-f004){ref-type="fig"} are CELS, and the sum Hamming distances for $\mathcal{L}_{1}$ and $\mathcal{L}_{2}$ are 68 and 60, respectively. Therefore, $\mathcal{L}_{2}$ is expected to have a better BER performance in a low SNR regime than $\mathcal{L}_{1}$. In a high SNR regime, $\mathcal{L}_{1},\mathcal{L}_{2}$ will have almost the same BER. Numerical results in Figures 7 and 8 will confirm this expectation.

Note that we focus on the 32-QAM constellation in this paper for its bandwidth efficiency and wide use in practical systems \[[@B25-sensors-20-03528],[@B26-sensors-20-03528],[@B27-sensors-20-03528],[@B28-sensors-20-03528]\], e.g., optical communication. The proposed method can also be extended to higher order modulation such as 128-QAM and 512-QAM, but the complexity becomes prohibitively high. The reason is that our search method is based on the algebraic structure of 32-QAM. For 128-QAM and 512-QAM, there is an exponential growth of the constellation points. Therefore, applying our method to these constellations will lead to the exponential growth of the complexity. For example, the numbers of candidate labeling schemes associated with a PGLS in 128-QAM and 512-QAM are $2^{63}$ and $2^{255}$, respectively. Contrary to the number of $2^{15}$ in 32-QAM, the search spaces of 128-QAM and 512-QAM are too large.

5. Numerical Results {#sec5-sensors-20-03528}
====================

In this section, we first show our designed labeling schemes with the associated delay patterns. Then, the DBICM capacities of these labeling schemes are compared to the constellation capacity and that of the quasi-Gray labeling in \[[@B10-sensors-20-03528]\]. BICM capacity with the quasi-Gray labeling is also demonstrated for comparison. Finally, we show the BER performance of LDPC coded DBICM and BICM with the proposed labeling schemes and the quasi-Gray labeling scheme.

5.1. The Proposed Labeling Schemes {#sec5dot1-sensors-20-03528}
----------------------------------

We utilize the proposed labeling search algorithm in [Section 4.4](#sec4dot4-sensors-20-03528){ref-type="sec"} to find the candidate labeling schemes that have a high DBICM capacity. In the 4 bit PGLS search step, $|L^{*}\left| = \right.$ 174,792 4 bit PGLSs are found. By executing the full labeling generation step and eliminating the SELS, $|L_{3}|$ = 33,292,288 candidate labeling schemes are found. For the delay patterns with $1,2,3$, or 4 bits delayed by one time slot, the numbers of candidate labeling are $\left| L \middle| = \right.$ 7,891,148, 16,683,242, 16,683,242, and 7,891,148, respectively.

Then, the DBICM capacities for these labeling schemes with their delay patterns at the SNR of 7 dB and 9.2 dB were calculated. We considered this SNR since the DBICM channel capacity was around 2.5, three bits/symbol or the code rate was around 0.5, 0.6 at this point, respectively, which is practical for high order coded modulation schemes. To eliminate the CELS introduced in [Section 4.4](#sec4dot4-sensors-20-03528){ref-type="sec"}, the sum Hamming distances of these labeling schemes were calculated. The one with the minimum sum Hamming distance was selected as our designed labeling scheme.

Our designed labeling scheme for the delay patterns with $1,2$, and 3 bits delayed was the same, which is shown in [Figure 4](#sensors-20-03528-f004){ref-type="fig"}b. The designed labeling scheme for the delay patterns with 4 bits delayed is shown in [Figure 5](#sensors-20-03528-f005){ref-type="fig"}. The associated delay patterns were $\mathcal{D}_{1} = \left\{ T_{0} = T_{1} = T_{3} = T_{4} = 0,T_{2} = 1 \right\}$, $\mathcal{D}_{2} = \left\{ T_{0} = T_{1} = 1,T_{2} = T_{3} = T_{4} = 0 \right\}$, $\mathcal{D}_{3} = \left\{ T_{0} = T_{1} = 0,T_{2} = T_{3} = T_{4} = 1 \right\}$, and $\mathcal{D}_{4} = \left\{ T_{1} = T_{2} = T_{3} = T_{4} = 1,T_{0} = 0 \right\}$, respectively.

We also found the optimal delay patterns for the quasi-Gray labeling by enumerating all possible delay patterns. The associated delay patterns were $\mathcal{D}_{1}^{\prime} = \left\{ T_{1} = T_{2} = T_{3} = T_{4} = 0,T_{0} = 1 \right\}$, $\mathcal{D}_{2}^{\prime} = \left\{ T_{0} = T_{2} = 1,T_{1} = T_{3} = T_{4} = 0 \right\}$, $\mathcal{D}_{3}^{\prime} = \left\{ T_{3} = T_{4} = 0,T_{0} = T_{1} = T_{2} = 1 \right\}$, and $\mathcal{D}_{4}^{\prime} = \left\{ T_{1} = T_{2} = T_{3} = T_{4} = 1,T_{0} = 0 \right\}$, respectively.

5.2. The Channel Capacity {#sec5dot2-sensors-20-03528}
-------------------------

The DBICM channel capacities with our designed labeling schemes and the quasi-Gray labeling scheme are shown in [Figure 6](#sensors-20-03528-f006){ref-type="fig"}. The BICM channel capacity of the quasi-Gray labeling scheme is also shown in [Figure 6](#sensors-20-03528-f006){ref-type="fig"} for comparison.

It can bee seen from [Figure 6](#sensors-20-03528-f006){ref-type="fig"} that for the same number of delayed bits, our designed labeling scheme outperformed the quasi-Gray labeling scheme in terms of DBICM capacity. It is notable that for our designed labeling scheme with three bits delayed by one time slot, the DBICM capacity was only 0.015 dB away from the constellation capacity at an information rate greater than 2.5 bits/symbol.

5.3. BER Performance {#sec5dot3-sensors-20-03528}
--------------------

In this subsection, we evaluate the BER performance of LDPC coded DBICM and BICM with various labeling schemes. For the DBICM capacity of 2.5bits/symbol, an LDPC code with code length $n =$ 10,000 and code dimension $k = 5000$ was constructed by the progressive edge-growth (PEG) algorithm \[[@B29-sensors-20-03528]\], where the distribution of the variable node degree is optimized by the differential evolution algorithm \[[@B30-sensors-20-03528]\]. For the DBICM capacity of three bits/symbol, the LDPC code from DVB-S2 \[[@B31-sensors-20-03528]\] with the code rate 3/5 and code length 64,800 was employed. The interleaver used the consecutive mapping \[[@B3-sensors-20-03528]\] in the coded modulation. [Figure 7](#sensors-20-03528-f007){ref-type="fig"} and [Figure 8](#sensors-20-03528-f008){ref-type="fig"} show the BER performance of the DBICM capacities of 2.5 bits/symbol and three bits/symbol, respectively. We can see that our designed labeling schemes had better BER performance compared to that of quasi-Gray labeling.

In [Figure 7](#sensors-20-03528-f007){ref-type="fig"} and [Figure 8](#sensors-20-03528-f008){ref-type="fig"}, we also compare the labeling schemes $\mathcal{L}_{1},\mathcal{L}_{2}$ in [Figure 4](#sensors-20-03528-f004){ref-type="fig"}a,b to show the difference of the BER of CELS. We can see that in the low SNR region, $\mathcal{L}_{1}$ had worse BER performance than that of $\mathcal{L}_{2}$. In the high SNR regime, $\mathcal{L}_{1}$ had nearly the same BER as $\mathcal{L}_{2}$. This agreed with the expectation described in [Section 4.4](#sec4dot4-sensors-20-03528){ref-type="sec"} that the one with the minimum Hamming distance would have better performance in the low SNR region.

6. Conclusions {#sec6-sensors-20-03528}
==============

In this paper, we considered the bit labeling design for 32-QAM DBICM. We aimed to obtain the labeling that had a high DBICM capacity and a good BER performance. To reduce the search space for the good labeling, three criteria were proposed. An efficient labeling search algorithm was proposed to obtain the labeling schemes that satisfied the proposed criteria. Then, we evaluated the candidate labeling with DBICM capacity in a fixed SNR point and selected the best one as our designed labeling. This SNR point must correspond to the most efficient capacity of the constellation. Capacity analysis showed that the designed labeling with three bits delayed by one time slot approached the 32-QAM constellation capacity within 0.015 dB at a mid-to-high information rate regime. BER simulation results also demonstrated that the designed labeling achieved a 0.1dB gain in terms of BER performance over the benchmark scheme.   
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Appendix A.1. The PGLS Search Step {#secAdot1-sensors-20-03528}
==================================

In the PGLS search step, we propose a depth-first search algorithm (Algorithm 1) to obtain the set of 4 bit PGLSs $L^{*}$. Let $B = \left\{ 0000,0000,0001,0001,\ldots,1111,1111 \right\}$ be the set of 4 bit PLs. Denote $I = \left\{ i_{1},i_{2},\ldots,i_{32} \right\}$ as the PL assignment order to the 32 points in the 32-QAM constellation, i.e., $i_{1}$ is the index of a point in the 32-QAM constellation that will be assigned a 4 bit PL first, and $i_{32}$ is the index of a point in the 32-QAM constellation that will be assigned a 4 bit PL last. The algorithm finds the set of 4 bit PGLSs $L^{*}$ in a few recursive steps.

In the first step, the constellation point $x_{i_{1}}$ is assigned an arbitrary 4 bit PL in *B*. Without loss of generality, let $l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right) = \left( 0000 \right)$, where $\mathcal{A}^{*}$ is the indexes of the four bits that their PLS is a PGLS. Then, let $B = B \smallsetminus l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right)$, where $B \smallsetminus l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right)$ represents that the set *B* excludes the element $l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right)$.

In the second step, find all legal PLs of point $x_{i_{2}}$ from *B* and denote them by $S^{2}$. Here, legal PLs means that by assigning the PL to $x_{i_{2}}$, the PLs of $x_{i_{1}}$ and $x_{i_{2}}$ satisfy the partial Gray labeling rule. Then, assign a PL $l^{\mathcal{A}^{*}}\left( x_{i_{2}} \right) \in S^{2}$ to $x_{i_{2}}$, and let $B = B \smallsetminus l^{\mathcal{A}^{*}}\left( x_{i_{2}} \right)$.

In the $t^{th}$ step, $t = 3,\ldots,32$, find all legal PLs of point $x_{i_{t}}$ from *B*, and denote them by $S^{t}$. If $S^{t}$ is not empty, assign a PL $l^{\mathcal{A}^{*}}\left( x_{i_{t}} \right) \in S^{t}$ to $x_{i_{t}}$, and let $B = B \smallsetminus l^{\mathcal{A}^{*}}\left( x_{i_{t}} \right)$. Otherwise, go back to the $t - 1^{th}$ step, and assign another PL $l^{\mathcal{A}^{*}}\left( x_{i_{t - 1}} \right) \in S^{t - 1}$ to $x_{i_{t - 1}}$.

The above process continues. If $t = 32$ steps are executed successfully, a 4 bit PGLS is found and recorded in $L^{*}$. The algorithm goes back to the 31^st^ step and tries another PL in $S^{31}$. If in the $t^{th}$ step, $S^{t}$ is empty, then go back to the $\left( t - 1 \right)^{th}$ step, and assign another PL in $S^{t - 1}$ to $x_{i_{t - 1}}$. When all the PLs in $S^{2}$ have been exhausted, the set of 4 bit PGLSs $L^{*}$ is obtained. The proposed depth-first search algorithm is summarized in Algorithm 1.
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7:

for

j

=

1

;

j

\<

=

\|

S

t

\|

;

j

\+

\+

do

8: 

l

A

\*

(

x

i

t

)

=

s

j

∈

S

(

t

)

,

B

=

B

∖

l

A

\*

(

x

i

t

)

,

t

=

t

\+

1

;

9: 

if

t

=

32

then

10:   record the partial Gray labeling schemes

L

A

\*

:

{

l

A

\*

(

x

i

1

)

,

l

A

\*

(

x

i

2

)

,

...

,

l

A

\*

(

x

i

32

)

}

in

L

\*

;

11:   go to 14;

12: 

end if

13:  return to 3;

14: 

t

=

t

−

1

,

B

=

B

⋃

{

l

A

\*

(

x

i

t

)

}

;

15:

end for

16:

return

L

\*

.

It can be seen from Algorithm 1 that in each $t^{th}$ step, if $x_{i_{t}}$ is chosen so that the size of $S^{t}$ is minimized, the search complexity will be reduced significantly. This is because the PLs that do not satisfy the Gray labeling rule are excluded in an earlier stage and will not be considered in the following search process. Therefore, the label assignment order *I* is essential for reducing the complexity of Algorithm 1.

In the following proposed Algorithm 2, we obtain the label assignment order *I* to minimize the complexity of Algorithm 1. For Algorithm 2, the inputs are the numbered points of constellation $\mathcal{X} = \left\{ x_{0},x_{1},\ldots,x_{2^{m} - 1} \right\}$ and the set of 4 bit PL candidates *B*. The output is the assignment order *I*. The constellation point numbering rule is arbitrary. For example, in [Figure A1](#sensors-20-03528-f0A1){ref-type="fig"}, the points are numbered from 0 to 31 from left to right and top to bottom.

Firstly, one constellation point is selected as the first one to be labeled in an arbitrary manner. For example, in [Figure A1](#sensors-20-03528-f0A1){ref-type="fig"}, $x_{5}$ is selected. In this case, $i_{1} = 5$. Let $l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right) = \left( 0000 \right)$. Then, eliminate $l^{\mathcal{A}^{*}}\left( x_{i_{1}} \right)$ from *B*, and eliminate $x_{i_{1}}$ from $\mathcal{X}$. Go to the step $t = 2$.

In the $t^{th}$ step, for each of the remaining points $x_{k_{j}} \in \mathcal{X},j = 1,\ldots,\left| \mathcal{X} \right|$, find the set of legal PLs in *B*, and denote it by $S_{x_{k_{1}}}^{t},S_{x_{k_{2}}}^{t},\ldots,S_{x_{k_{|\mathcal{X}|}}}^{t}$. Within all the non-empty sets $S_{x_{k_{j}}}^{t}$, choose the one with the minimum number of elements, and let the associated constellation point be the next one to be labeled. For example, if $S_{x_{k_{j^{\prime}}}}^{t}$ is the chosen one, let $i_{t} = k_{j^{\prime}}$. If there are multiple sets that have the minimum number of legal PLs, one is selected randomly. When $i_{t}$ is obtained, $x_{i_{t}}$ is assigned with a random PL $l^{\mathcal{A}^{*}}\left( x_{i_{t}} \right) \in S_{x_{i_{t}}}^{t}$, and let $B = B \smallsetminus l^{\mathcal{A}^{*}}\left( x_{i_{t}} \right)$, $\mathcal{X} = \mathcal{X} \smallsetminus x_{i_{t}}$. When $t = 32$, the assignment order *I* is generated.

Algorithm 2

The assignment order.

Input:

The numbered points of constellation

X

=

{

x

0

,

x

1

,

...

,

x

2

m

−

1

}

;

  The label candidate set

B

.

Output:

The assignment order

I

=

{

i

1

,

i

2

,

...

,

i

32

}

.

1: begin procedure

2: initialize: let

i

1

=

r

,

r

∈

{

1

,

2

,

...

,

32

}

,

l

(

x

i

1

)

=

(

0000

)

,

B

=

B

∖

l

(

x

i

1

)

,

X

=

X

∖

x

i

1

; set

t

=

2

;

3:

for

j

=

1

;

j

\<

=

\|

X

\|

;

j

\+

\+

do

4:  find

S

x

k

j

t

for

x

k

j

∈

X

;

5:

end for

6: find one with minimum size in

{

S

x

k

j

t

\|

,

j

=

1

,

2

,

...

,

\|

X

\|

}

, and denote it as

S

x

k

j

′

t

;

7: if there are multiple sets having the minimum number of legal PLs, one is selected randomly;

8: let

i

t

=

k

j

′

;

9: assign

x

i

t

with a random label

l

(

x

i

t

)

in

S

x

i

t

t

;

10:

B

=

B

∖

l

(

x

i

t

)

,

X

=

X

∖

x

i

t

;

11:

if

t

=

32

then

12: go to 16;

13:

else

14: 

t

=

t

\+

1

, go to 3;

15:

end if

16:

return

I

.

[Figure A1](#sensors-20-03528-f0A1){ref-type="fig"} depicts an example of the assignment order *I* generated by Algorithm 2. In the figure, a pair of numbers $\left( x_{j},i_{k} \right),j = 0,1,\ldots,31,k = 1,2,\ldots,32$, is associated with each constellation point. In particular, $x_{j}$ represents the numbering of a point in the 32-QAM constellation, while $i_{k}$ represents the numbering order of a point. For example, $\left( x_{5},i_{1} \right)$ means that the point $x_{5}$ will be assigned a PL first, and $\left( x_{0},i_{2} \right)$ means that the point $x_{0}$ will be assigned a PL in the second step of Algorithm 1.

![An example of the assignment order.](sensors-20-03528-g0A1){#sensors-20-03528-f0A1}

In Algorithm 1, by employing this assignment order, only 1,244,160 attempts are executed for obtaining the set of 4 bit PGLSs $L^{*}$. This is completed in a few minutes on a personal computer.

Appendix A.1.1. The Full Labeling Generation Step {#secAdot1dot1-sensors-20-03528}
-------------------------------------------------

In this step, we construct the full labeling from the 4 bit PGLSs $\mathcal{L}^{\mathcal{A}^{*}} \in L^{*}$ by assigning the label to the bit that was not included in the PL. Without loss of generality, we assume that the 4 bit PLs are assigned to $l_{0},l_{1},l_{2},l_{3}$. In this case, a value of zero or one will be assigned to $l_{4}$ of each constellation point to obtain the full labeling schemes.

For a 4 bit PGLS $\mathcal{L}^{\mathcal{A}^{*}}$, it maps the 4 bit PLs to 32 constellation points. Therefore, each unique PL is assigned to a pair of constellation points. For each pair of points that have the same 4 bit PL, $l_{4} = 0$ is assigned to a point, and $l_{4} = 1$ is assigned to the other one. In this way, a full labeling $\mathcal{L}$ is constructed from a PGLS $\mathcal{L}^{\mathcal{A}^{*}}$. For example, in [Figure 3](#sensors-20-03528-f003){ref-type="fig"}a, the two red points have the same 4 bit PL $\left( 0000 \right)$. By assigning $l_{4} = 0$ to the left one and $l_{4} = 1$ to the right one, the full labels (00000) and (00001) for these two points are constructed.

For a 4 bit PGLS $\mathcal{L}^{\mathcal{A}^{*}}$, there are 16 distinct PLs. For each unique PL, $l_{4}$ can be assigned a value of zero or one. Therefore, there are $2^{16}$ ways to assign the values to $l_{4}$ of the 16 distinct PLs. Denote the set of those labeling as $L^{\mathcal{A}^{*}}$. For each labeling $\mathcal{L}_{1} \in L^{\mathcal{A}^{*}}$, there must be a labeling $\mathcal{L}_{2} \in L^{\mathcal{A}^{*}}$ that the values of its $l_{4}$ for all constellation points are the inverses of those of $\mathcal{L}_{1}$.

Note that these two labeling schemes $\mathcal{L}_{1},\mathcal{L}_{2}$ are SELS since the Hamming distance between any two PLs does not change by inverting the value of $l_{4}$. [Figure 3](#sensors-20-03528-f003){ref-type="fig"} demonstrates an example, and the labeling schemes in [Figure 3](#sensors-20-03528-f003){ref-type="fig"}a,b are SELS. The values of $l_{4}$ for all points in these two labeling are inverted.

By considering the above SELS, there are only $2^{15}$ distinct labeling schemes in $L^{\mathcal{A}^{*}}$. As a result, the number of full labeling schemes constructed from $L^{*}$ is $2^{15}\left| L^{*} \right|$, i.e., $$|L_{3}\left| = \right.2^{15}\left| L^{*} \right|.$$

Appendix A.1.2. The Final Step {#secAdot1dot2-sensors-20-03528}
------------------------------

For the delay patterns with $1,2,3$, or 4 delayed bits, each labeling in $L_{3}$ is checked against Item 1 of Criterion 1 and Criterion 2. If the check fails, the labeling is excluded from $L_{3}$. By now, the good labeling candidate set *L* for all delayed patterns is obtained.

Note that the candidate set *L* still contains many SELS. In *L*, as the cross 32-QAM constellation is central symmetry, a labeling scheme in *L* and the labeling schemes that are generated by rotating itself by $\frac{\pi}{2},\pi,\frac{3\pi}{2}$ are SELS. Furthermore, a labeling scheme and its reflection are SELS. By excluding these SELS, the size of *L* is small, which is shown in [Section 5](#sec5-sensors-20-03528){ref-type="sec"}.

In the end, for each labeling in *L*, its DBICM capacity is calculated. The labeling scheme and its associated delay pattern that achieves the maximum DBICM capacity are selected as our designed labeling for 32-QAM.

![System model of a DBICM system.](sensors-20-03528-g001){#sensors-20-03528-f001}

![Two delay patterns for 32-QAM. (**a**) The delay pattern $\mathcal{D} = \left\{ T_{0} = 1,T_{1} = T_{2} = T_{3} = T_{4} = 0 \right\}$. (**b**) The delay pattern $\mathcal{D} = \left\{ T_{0} = 4,T_{1} = 3,T_{2} = 2,T_{3} = 1,T_{4} = 0 \right\}$.](sensors-20-03528-g002){#sensors-20-03528-f002}

![An example of the SELS. (**a**) Labeling scheme. $\mathcal{L}_{1}$. (**b**) Labeling scheme $\mathcal{L}_{2}$](sensors-20-03528-g003){#sensors-20-03528-f003}

![An example CELS. (**a**) The labeling $\mathcal{L}_{1}$. (**b**) The labeling $\mathcal{L}_{2}$.](sensors-20-03528-g004){#sensors-20-03528-f004}

![Designed labeling scheme with delayed pattern $\mathcal{D}_{4}$.](sensors-20-03528-g005){#sensors-20-03528-f005}

![Channel capacity for our designed labeling and quasi-Gray labeling.](sensors-20-03528-g006){#sensors-20-03528-f006}

![BER performance with code rate 0.5.](sensors-20-03528-g007){#sensors-20-03528-f007}

![BER performance with code rate 0.6.](sensors-20-03528-g008){#sensors-20-03528-f008}

sensors-20-03528-t001_Table 1

###### 

The proposed criteria for good labeling.

  Criteria Number   Description
  ----------------- -------------------------------------------------------------------------------------------------------------------------------------------------------------
  1                 The PLS of delayed bits $l_{\mathcal{A}}$, i.e., $\mathcal{L}^{\mathcal{A}}$, should be a PGLS.
  2                 The PLS $\mathcal{L}^{\mathcal{A}^{c}}$ of the undelayed bits $l_{\mathcal{A}^{c}}$ should be a PGLS.
  3                 PLS $\mathcal{L}^{\mathcal{A}^{*}}$ for which $\mathcal{A}^{*} = \left\{ i_{1},i_{2},i_{3},i_{4} \right\} \subset \left\{ 0,1,\ldots,4 \right\}$ is a PGLS.
